Samsung is testing Claude to verify chip designs, but early results show the approach is not going smoothly. The story first appeared on Neowin and drew 21 points with 5 comments on Hacker News.
What the Effort Involves
Samsung engineers are feeding chip design files and verification requirements into Claude. The goal is to catch logical errors or rule violations before tape-out. The model returns natural-language explanations or suggested fixes rather than machine-checked proofs.
Formal verification in semiconductors normally relies on mathematical solvers such as Cadence JasperGold or Synopsys VC Formal. These tools produce deterministic pass/fail results with coverage metrics. Claude currently offers no equivalent guarantees.
Reported Outcomes So Far
The HN thread notes repeated failures to identify subtle timing or protocol violations that existing EDA tools catch. Commenters cite cases where the model hallucinated non-existent design rules or missed corner cases that require exhaustive state-space search.
No public benchmarks or error-rate numbers have been released. The discussion remains limited to qualitative observations from the five comments.
Why LLMs Struggle Here
Chip verification demands exhaustive enumeration of states and strict adherence to timing constraints. Large language models operate on statistical patterns and lack built-in theorem provers. They can surface obvious issues but cannot replace model checkers that explore 10^12 or more states.
Practical Alternatives
Teams already combine multiple tools:
- Formal tools (JasperGold, VC Formal) for critical blocks
- Simulation with UVM testbenches for coverage
- Static analysis from tools such as SpyGlass
Claude or similar models can serve only as a first-pass reviewer of documentation or test-plan text, not as a replacement for any of the above.
| Approach | Deterministic Proof | Typical Coverage | Hardware Cost |
|---|---|---|---|
| Formal (Jasper) | Yes | Exhaustive | High |
| Simulation (UVM) | No | 70-90% | Medium |
| Claude (current) | No | Unknown | Low |
Who Should Consider This
Design teams with heavy documentation or test-plan review workloads may gain marginal speed from Claude for those tasks. Teams working on safety-critical or high-volume silicon should continue relying on established EDA formal and simulation flows until LLM outputs can be mechanically verified.
Current Verdict
The Samsung experiment shows that today's frontier models remain supplementary rather than primary tools for semiconductor verification. Until LLMs integrate with proof assistants or produce machine-checkable artifacts, their role stays limited to auxiliary review.
Top comments (0)